logo
AOM / Мельник А

12.12. Література до розділу 12

1. Воєводин В. В., Воєводин В. В. Параллельные вычисления. - СПб.: БХВ-Петербург, 2002

- 608 с.

  1. Головки Б. А. Параллельньїе вычислительные системы. - М.: Наука, 1980. - 520 с.

  2. Мультипроцессорные системы и параллельные внчисления/ Под ред. Ф. Г. Энслоу. - Мир, 1976.-384 с.

  3. Тербер К. Дж. Архитектура высокопроизводительных внчислительных систем / Пер. с англ.

- М.: Наука. Главная редакция физико-математической литературы, 1985. - 272 с.

  1. Abraham, S. and Padmanabhan, K. Performance of the direct binary n-cube network for multipr­ocessors. IEEE Transactions on Computers, 38 (7), 1000-1011 (1989),

  2. Agrawal, P., Janakiram, V. and Pathak, G. Evaluating the performance of multicomputer confi­gurations. IEEE Transaction on Computers, 19 (5), 23-27 (1986).

  3. Al-Tawil, K., Abd-El-Barr, M. and Ashraf, F. A survey and comparison of wormhole routing tech­niques in mesh networks. IEEE Network, March/April 1997, 38-45 (1997).

  4. Bhuyan, L. N. (ed.) Interconnection networks for parallel and distributed processing. Computer (Special issue), 20 (6), 9-75 (1987).

466

9. Bhuyan, L. N., Yang, Q. and Agrawal, D. P. Performance of multiprocessor interconnection netw­ orks. Computer, 22 (2), 25-37 (1989).

10. Chen, W.-T. and Sheu, J.-P. Performance analysis of multiple bus interconnection networks with hierarchical requesting model. IEEE Transactions on Computers, 40 (7), 834-842 (1991).

11. Dasgupta, S. Computer Architecture: A Modern Synthesis, vol. 2; Advanced Topics, John Wiley, 1989.

12. Decegama, A. The Technology of Parallel Processing: Parallel Processing Architectures and VLSI Hardware, Vol. 1, Prentice-Hall, 1989.

13. Dongarra, J. Experimental Parallel Computing Architectures, North-Holland, 1987.

14. Duncan, R. A survey of parallel computer architectures. Computer, 23 (2), 5-16 (1990).

15. El-Rewini, H. and Lewis, T. G. Distributed and Parallel Computing, Manning & Prentice Hall, 1998.

16. Flynn. Computer Architecture: Pipelined and Parallel Processor Design, Jones and Bartlett, 1995.

17. Goodman, J. R. Using cache memory to reduce processor-memory traffic. Proceedings 10th An­ nual Symposium on Computer Architecture, June 1983, pp. 124-131.

  1. Goyal, A. and Agerwala, T Performance analysis of future shared storage systems. IBM Journal of Research and Development, 28 (1), 95-107 (1984).

  2. Hennessy, J. and Patterson, D. Computer Architecture: A Quantitative Approach, Morgan Kauf-mann, 1990.

  3. Hesham El-Rewini Mostafa Abd-El-Barr. ADVANCED COMPUTER ARCHITECTURE AND PARALLEL PROCESSING. John Wiley, 2005

  4. Hwang, K. and Briggs, E A. Computer Architecture and Parallel Processing, McGraw-Hill, 1984.

  5. Ibbett, R. N. and Topham, N. P. Architecture of High Performance Computers II, Springer-Ver-lag, 1989.

  6. Juang, J.-Y. and Wah, B. A contention-based bus-control scheme for multiprocessor systems. IEEE Transactions on Computers, 40 (9), 1046-1053 (1991).

  7. Flynn M.E Some computer organizations and their effectiveness. - IEEETC, 1972, September. P. 848-960.

  8. Lewis, T G. and El-Rewini, H. Introduction to Parallel Computing, Prentice-Hall, 1992.

  9. Linder, D. and Harden, J. An adaptive and fault tolerant wormhole routing strategy for k-ary n-cubes. IEEE Transactions on Computers, 40 (1), 2-12 (1991).

  10. Moldovan, D. Parallel Processing, from Applications to Systems, Morgan Kaufmann Publishers, 1993.

  11. Ni, L. and McKinely, P. A survey of wormhole routing techniques in direct networks. IEEE Com­puter, February 1993, 62-76 (1993).

  12. Patel, J. Performance of processor-memory interconnections for multiprocessor computer syste­ms. IEEE Transactions, 28 (9), 296-304 (1981).

  13. Reed, D. and Fujimoto, R. Multicomputer Networks: Message-Based Parallel Processing, MIT Press, 1987.

  14. Serlin, O. The Serlin Report On Parallel Processing, No. 54, pp. 8-13, November 1991.

  15. Sima, E., Fountain, T. and Kacsuk, P. Advanced Computer Architectures: A Design Space Appr­oach, Addison-Wesley, 1996.

  16. Stone, H. High-Performance Computer Architecture, 3rd ed„ Addison-Wesley, 1993.

  17. The Accelerated Strategic Computing Initiative Report, Lawrence Livermore National Labora­tory, 1996.

  18. Wilkinson, B. Computer Architecture: Design and Performance, 2nd ed., Prentice-Hall, 1996.

  19. Yang, Q. and Zaky, S. Communication performance in multiple-bus systems. IEEE Transactions on Computers, 37 (7), 848-853 (1988).

467

  1. Youn, H. and Chen, C. A comprehensive performance evaluation of crossbar networks. IEEE Transactions on Parallel and Distribute Systems, 4 (5), 481-489 (1993).

  2. Zargham, M. Computer Architecture: Single and Parallel Systems, Prentice-Hall, 1996.

  3. Мельник А. А., Илькив В. С. Реализация алгоритмов сортировки. Систолические вьічис-лительньїе структури. Препринт N3-87. ИППМхМ АН УССР. - Львов, 1988. - с. 25-26.

  4. Мельник А. А. О подходе к реализации многоступенчатьіх коммутирующих сетей. Вьісо-копроизводительньїе вьічислительньїе системи. Препринт N6-89. - Львов, 1989. - с. 46-47.

  5. Мельник А. О. Принципи організації управління для одного класу багатоступінчастих комутуючих мереж. Матеріали НТК "Досвід розробки та застосування приладо-технологічних САПР мікроелектроніки". - Львів, 1995. - Ч. 1. - с. 28-29.